top of page
EEcosystem Podcast Episodes
Listen. Comment. Share. Repeat!
Featured Episode
Decoding Accurate Memory Design | Sticking Points in Memory Design | Expert - Hermann Ruckerbauer
In this episode, Hermann Ruckerbauer discusses memory bus challenges and the sticking points in memory design. He highlights the importance of not blindly following design guides and reference designs, as they may not be suitable for specific design constraints. Hermann also emphasizes the need for thorough verification and testing of memory interfaces, including functional corner case tests and measurement-based single integrity verification. He provides recommendations for engineers, such as conducting a bus priority study and understanding controller functionality. Hermann also mentions his upcoming tutorial at DesignCon on the latest measurement techniques for next-generation memory systems.
Takeaways
-Conduct a bus priority study to determine the most critical interface on your PCB design.
-Do not blindly follow design guides and reference designs; consider the specific boundary conditions of your design.
-Understand the functionality of the memory controller and adjust your design accordingly.
-Thoroughly verify and test memory interfaces, including functional corner case tests and measurement-based single integrity verification.
Decoding Accurate Memory Design | Sticking Points in Memory Design | Expert - Hermann Ruckerbauer
September 2, 2024 at 8:09:55 AM
In this episode, Hermann Ruckerbauer discusses memory bus challenges and the sticking points in memory design. He highlights the importance of not blindly following design guides and reference designs, as they may not be suitable for specific design constraints. Hermann also emphasizes the need for thorough verification and testing of memory interfaces, including functional corner case tests and measurement-based single integrity verification. He provides recommendations for engineers, such as conducting a bus priority study and understanding controller functionality. Hermann also mentions his upcoming tutorial at DesignCon on the latest measurement techniques for next-generation memory systems.
Takeaways
-Conduct a bus priority study to determine the most critical interface on your PCB design.
-Do not blindly follow design guides and reference designs; consider the specific boundary conditions of your design.
-Understand the functionality of the memory controller and adjust your design accordingly.
-Thoroughly verify and test memory interfaces, including functional corner case tests and measurement-based single integrity verification.
Product Design Process | Navigating the Electronics Engineer's Journey with Ben Dannan & Heesoo Lee
September 2, 2024 at 8:07:02 AM
From concept to creation, this video is your guide to mastering the product design process. Don't miss out on the wisdom shared by these experts! Join us on a journey through the intricacies of product design with electronics engineers Ben Dannan and Heesoo Lee. Discover the roadmap, uncover key insights, and gain practical tips as they navigate the challenging terrain of the electronics engineer's journey.
VNA: Insights into Time & Frequency Domains | Jason Ellison (Rohde & Schwarz)
September 2, 2024 at 8:04:17 AM
🚀 Explore the high-speed digital frontier in our latest video, "Decoding VNAs and Standards Compliance." Unveil the crucial role of Vector Network Analyzers (VNAs) in meeting IEEE, PCIe, and USB standards. 🌐 Discover how VNAs provide dual insights into frequency and time domain signals, giving engineers a comprehensive view. 🔍 Get a sneak peek into our DesignCon papers, seamlessly weaving in standards themes and solutions. 🤖 Dive into the impact of AI on high-speed projects and connect with us to stay updated on Rhode's presence at DesignCon. Stay ahead in the ever-evolving world of cutting-edge tech! 🌟
The Father of IBIS Shares SI Cheatsheet | Don Telian (Founder - SI Guys)
September 2, 2024 at 8:01:08 AM
Signal Integrity Expert and founder of SI Guys, Don Telian, is our guest in this episode. We discuss his illustrious career which includes his time at Intel where he became The Father of IBIS. Don has made a very popular SI Cheat Sheet for hardware engineers. He shares some practical guidelines from this cheat sheet and other principles he's articulated in his book, Signal Integrity in Practice. He also talks about his unique after-hours interests as a professional drummer and triathlete.
Accurate 3D EM Analysis With A Click Of Button | Know How ? Expert - Yuriy Shlepnev (Simberian Inc.)
September 2, 2024 at 7:55:14 AM
Dr. Yuriy Schlepnev, President of Simberian joins as this week's expert guest to discuss the latest update to Simbeor--a physics based 3D EM/SI analysis tool they've developed to make highly accurate EMI/Simulation analysis available for everyone. This especially applies to PCB layout engineers who don't want to become EMI or SI experts. With a push of a button, and a simple pass/fail result, Accurate signal integrity is now within reach for everyone.
BONUS EPISODE: Eric Bogatin Announces Online Transmission Lines 101 Class
September 2, 2024 at 7:50:56 AM
This Bonus Episode of The EEcosystem Podcast features a conversations with Eric Bogatin about an exciting online class he's teaching--Transmission Lines 101 on Sept 29-30th. We share all the details in ths short 15 minute conversation. For full details visit http://theeecosystemp.wpenginepowered.com. Hope to see you there!
PCB Design For Manufacturing (DFM) & Handoff Mistakes To Avoid | Laura Martin, Summit Interconnect
September 2, 2024 at 7:49:56 AM
In this episode, EE and former Lockheed Martin PCB expert join us to discuss why the hand-off between design engineers and their fabricators has become so challenging and problematic. She explains how, in her new role at Summit Interconnect, she is developing a team and a program dedicated to helping support, educate, and empower engineers. She also offers ways to improve your knowledge and skills in DfM best practices.
Architecture To Schematic In 60 Secs | Develop Better Circuits In One Click | Expert - Tomide Adesanmi
September 2, 2024 at 7:47:17 AM
🔌 Welcome to our latest video featuring an in-depth conversation with Tomide Adesanmi, the co-founder of Circuit Mind! Join us as we dive into the world of circuit design and the groundbreaking solutions that Circuit Mind is bringing to the table.
🛠️ In this interview, we'll explore the challenges that circuit designers face, including the problem of spending too much time in data silos and not enough time on innovation. Tomide Adesanmi will elaborate on these issues and provide insights into the real-world struggles engineers encounter.

bottom of page

